摘要: Free form or “stick” type symbolic layout provides a means of simplifying the design IC subcircuits. To successfully utilize this style layout, complete approach and necessary tools to support methodology are required. In particular, one requirements such method is ability “compact” loosely specified topology create set valid mask data. This paper presents new compaction strtegy which uses concept virtual grid. The algorithm using grid both simple fast, an veniently interact with optimize layout. addition algorithm, methods used large building blocks will be described. work described here part system called MULGA written in C programming language resides on UNIX operating system.
acm.org
sci-hub.st 参考文章(11)
Irene Buchanan, Modelling and verification in structured integrated circuit design California Institute of Technology. ,(1980)
A.E. Dunlop, SLIP: symbolic layout of integrated circuits with compaction Computer-aided Design. ,vol. 10, pp. 387- 391 ,(1978) , 10.1016/0010-4485(78)90115-X
Paul Losleben, Kathryn Thompson, Topological Analysis for VLSI Circuits design automation conference. pp. 461- 473 ,(1979) , 10.5555/800292.811754
A.D. Lopez, H.-F.S. Law, A Dense Gate Matrix Layout Method for MOS VLSI IEEE Journal of Solid-state Circuits. ,vol. 15, pp. 736- 740 ,(1980) , 10.1109/JSSC.1980.1051462
A. E. Dunlop, SLIM--The Translation of Symbolic Layouts into Mask Data design automation conference. pp. 210- 217 ,(1980) , 10.1145/800139.804592
N. H. E. Weste, MULGA-An Interactive Symbolic Layout System for the Design of Integrated Circuits Bell System Technical Journal. ,vol. 60, pp. 823- 857 ,(1981) , 10.1002/J.1538-7305.1981.TB03383.X
A. Lopez, Hung-Fai Law, A dense gate matrix layout style for MOS LSI international solid-state circuits conference. pp. 212- 213 ,(1980) , 10.1109/ISSCC.1980.1156074
Sheldon B. Akers, James M. Geyer, Donald L. Roberts, IC mask layout with a single conductor layer design automation conference. pp. 7- 16 ,(1970) , 10.1145/800160.805107
Bryan Ackland, Neil Weste, FUNCTIONAL VERIFICATION IN AN INTERACTIVE SYMBOLIC IC DESIGN ENVIRONMENT California Institute of Technology. ,(1981)
Dave Johannsen, Bristle Blocks: A Silicon Compiler design automation conference. pp. 195- 196 ,(1979) , 10.5555/800292.811728