Fault Equivalence in Combinational Logic Networks

摘要: This paper is a study of the effects faults on logical operation combinational (acyclic) logic circuits. In particular, conditions whereby two different can produce same alteration in circuit behavior are investigated. relationship between shown to be an equivalence relation, and three types relations specified. Necessary sufficient for existence these proved. An algorithm determining classes one presented. Other algebraic properties discussed.