Dual damascene with a sacrificial via fill

作者: Subhash Gupta , Rich Klein , Ming-Ren Lin , Steven Avanzino , Scott D. Luning

DOI:

关键词:

摘要: A dual damascene method of fabricating an interconnection level conductive lines and connecting vias separated by insulation for integrated circuits substrate carriers semiconductor devices using a sacrificial via fill. first layer insulating material is formed with openings. The openings are filled removable material. second deposed on the layer. In one embodiment, etch selectivity to etchant essentially same as fill and, preferably, substantially higher than Using line pattern aligned openings, etched in during etching, removed from not etchable forming after formation which resistive or less selective. now deposited

参考文章(11)
Sergio A. Ajuria, Papu Maniar, Jon T. Fitch, Keith E. Witek, Jerry Gelatos, Reza Moazzami, Method of forming a semiconductor structure having an air region ,(1993)
David Stanasolovich, Ronald A. Warren, Donna R. Cote, Process for fabrication of a semiconductor structure and contact stud ,(1991)
Thomas C. Mele, Wayne M. Paulson, Michael P. Woo, Wayne J. Ray, Process for forming a self-aligned contact structure ,(1990)
Robert D. Huttemann, Kolawole R. Olasupo, Graham W. Hills, Method of making integrated circuits having a planarized dielectric ,(1989)
Kris Venkatraman Srikrishnan, Stephen E. Greco, Chip interconnection having a breathable etch stop layer ,(1993)
Robert Jeffrey Baseman, Joseph Charles Andreshak, Laser ablation damascene process ,(1991)
Kenneth DeVries, Richard A. Conti, James F. White, Method of forming metal connections ,(1992)
Kent J. Cooper, Wayne J. Ray, Michael P. Woo, Process for forming a contact structure ,(1990)