Microprocessor-based data processing apparatus that commences a next overlapping cycle when a ready signal is detected not to be active

作者: Ohad Falik , Yair Baydatch , Alberto Sandbank , Gideon Intrater , Aharon Ostrer

DOI:

关键词:

摘要: A data processing technique with which a CPU core accesses memory devices over bus. Some of the are on-chip, and some may be off-chip. In order to optimize its operation, on-chip via buffer interface unit ("BIU") has been tuned operation. Off-chip communicate system BIU translates bus transactions meet off-chip device requirements.

参考文章(15)
Atsushi Kiuchi, Tetsuya Nakagawa, Tomoru Sato, Jun Ishida, Takashi Akazawa, Yoshimune Hagiwara, Kenji Kaneko, Single chip processor ,(1987)
Richard Louis Horne, Bechara Fouad Boury, Nader Amini, Terence Joseph Lohman, Arbitration control logic for computer system having dual bus architecture ,(1992)
Reuven Marko, Dan Biran, Rami Saban, Alon Shackam, Yair Hadas, Elliot Cohen, Aharon Ostrer, Moti Beck, Benny Konstantin, Gigi Baror, Boaz Shahar, Jonanthan Levy, Method of prechecking the validity of a write access request ,(1993)
Bernd Moeschen, Maurice Valentaten, Yehezkel Friedman, Yom-Tov Sidi, Zeev Bikowsky, Zohar Peleg, Multi-mode home terminal system that utilizes a single embedded general purpose/DSP processor and a single random access memory ,(1991)
Narjala Bhasker, Michael J. Gutmann, Sudarshan B. Cadambi, Brian J. McArdle, Jim R. Trethewey, Charles B. Guy, Interrupt distribution scheme for a computer bus ,(1993)