Dynamic random access memory device with sense amplifiers serving as cache memory independent of row address buffer unit for high-speed sequential access.
作者： Sachiko Kamisaki
DOI:
关键词:
摘要: A dynamic random access memory device causes sense amplifier circuits to serve as a cache for sequentially delivering data bits in the circuits, and row address buffer unit is controlled independently of so change signal without canceling circuits.
lens.org 参考文章(6)
Takashi Shinoda, Masamichi Ishihara, Semiconductor memory having multiple continuous access functions ,(1986)
Kazuyasu Fujishima, Yoshio Matsuda, Hideto Hidaka, Mikio Asakura, Semiconductor memory device with cache memory addressable by block within each column ,(1988)
Kenneth L. Naiff, Compact ROM with reduced access time ,(1982)
Charvaka Duvvury, Adin E. Hyslop, CMOS sense amplifier with bit line isolation ,(1990)
Kenji Anami, Tomohisa Wada, Semiconductor memory device with changeable word organization modes including a test mode ,(1988)