A reduced operation protocol engine (ROPE) for a multiple-layer bypass architecture

作者: Y. H. Thia , C. M. Woodside

DOI: 10.1007/978-0-387-34885-8_14

关键词:

摘要: The Reduced Operation Protocol Engine (ROPE) presented here offloads critical functions of a multiple-layer protocol stack, based on the “bypass concept” fast path for data transfer. motivation identifying this separate processing is that it involves only small subset complete protocol, which can then be implemented in hardware. Multiple-layer bypass also eliminates some inter-layer operations such as queue and buffer management, context switching movement across layers, all are significant overhead. ROPE intended to support high-speed bulk paper describes design chip OSI Session Transport layer protocols, using VHDL. practical terms complexity area, current gate array technology, simulation shows rate approaching 1 gigabit per second, connection attached an end-system.

参考文章(22)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
Timothy S. Balraj, Yechiam Yemini, Putting the Transport Layer on VLSI - the PROMPT Protocol Chip Proceedings of the IFIP WG6.1/WG6.4 Third International Workshop on Protocols for High-Speed Networks III. pp. 19- 33 ,(1992)
Richard W. Watson, Sandy A. Mamrak, Gaining efficiency in transport services by appropriate design and implementation choices ACM Transactions on Computer Systems. ,vol. 5, pp. 97- 120 ,(1987) , 10.1145/13677.13678
G. Varghese, T. Lauck, Hashed and hierarchical timing wheels: data structures for the efficient implementation of a timer facility symposium on operating systems principles. ,vol. 21, pp. 25- 38 ,(1987) , 10.1145/37499.37504
Christopher A. Kent, Jeffrey C. Mogul, Fragmentation considered harmful acm special interest group on data communication. ,vol. 25, pp. 75- 87 ,(1987) , 10.1145/205447.205456
H. Kanakia, D. Cheriton, The VMP network adapter board (NAB): high-performance network communication for multiprocessors Symposium proceedings on Communications architectures and protocols - SIGCOMM '88. ,vol. 18, pp. 175- 187 ,(1988) , 10.1145/52324.52343
J. Fletcher, An Arithmetic Checksum for Serial Transmissions IEEE Transactions on Communications. ,vol. 30, pp. 247- 252 ,(1982) , 10.1109/TCOM.1982.1095369
J.P.G. Sterbenz, G.M. Parulkar, Axon: a high speed communication architecture for distributed applications Proceedings. IEEE INFOCOM '90: Ninth Annual Joint Conference of the IEEE Computer and Communications Societies@m_The Multiple Facets of Integration. pp. 415- 425 ,(1990) , 10.1109/INFCOM.1990.91277
B.S. Davie, The architecture and implementation of a high-speed host interface IEEE Journal on Selected Areas in Communications. ,vol. 11, pp. 228- 239 ,(1993) , 10.1109/49.215018
C.M. Woodside, J.R. Montealegre, The effect of buffering strategies on protocol execution performance IEEE Transactions on Communications. ,vol. 37, pp. 545- 554 ,(1989) , 10.1109/26.31138