Method and system for tracking the state of each one of multiple JTAG chains used in testing the logic of intergrated circuits
作者： Wayne C. Datwyler , Dan T. Tran , Long V. Ha
DOI:
关键词:
摘要: The logic circuitry of an IC chip is connected to JTAG register chains which hold state information on each portion the therein. A Tracker Module controls enabling a programmer-operator read present chain and readout circuits condition in single clock period.
lens.org 参考文章(7)
Kenneth E. Posse, Boundary-scan test method and apparatus for diagnosing faults in a device under test ,(1990)
Arnold Blum, Testing and diagnostic device for digital computers ,(1984)
Arnold Blum, Built-in parallel testing circuit for use in a processor ,(1985)
Chema O. Eluwa, John M. Hudson, Joseph E. Drufke, William C. Bruce, Method for testing a test architecture within a circuit ,(1994)
Akihiko Hanafusa, Toshihiko Tada, LSI system with a plurality of LSIs having different scan systems and provided on a printed circuit board ,(1993)
Algirdas J. Gruodis, Test pattern generator for testing embedded arrays ,(1990)