A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup+Hold Time
作者： Daniel Schinkel , Eisse Mensink , Eric Klumperink , Ed van Tuijl , Bram Nauta
DOI: 10.1109/ISSCC.2007.373420
关键词:
摘要: A latch-type voltage sense amplifier in 90nm CMOS is designed with a separated input and cross-coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range. With a 1-sigma offset of 8mV, the circuit consumes 92fJ/decision with a 1.2 V supply. It has an input equivalent noise of 1.5 mV and requires 18ps setup-plus-hold time
utwente.nl
narcis.nl参考文章(5)
D. Schinkel, E. Mensink, E.A.M. Klumperink, E. vanTuijl, B. Nauta, A 3-Gb/s/ch Transceiver for 10-mm Uninterrupted RC-Limited Global On-Chip Interconnects IEEE Journal of Solid-State Circuits. ,vol. 41, pp. 297- 306 ,(2006) , 10.1109/JSSC.2005.859880
K-LJ Wong, C-KK Yang, None, Offset compensation in comparators with minimum input-referred supply noise IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 837- 840 ,(2004) , 10.1109/JSSC.2004.826317
B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, Yield and speed optimization of a latch-type voltage sense amplifier IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 1148- 1158 ,(2004) , 10.1109/JSSC.2004.829399
J.M. Rabaey, H. Zhang, V. George, Low-swing on-chip signaling techniques: effectiveness and robustness IEEE Transactions on Very Large Scale Integration Systems. ,vol. 8, pp. 264- 272 ,(2000) , 10.1109/92.845893
B. Nikolic, V.G. Oklobdzija, V. Stojanovic, Wenyan Jia, James Kar-Shing Chiu, M. Ming-Tak Leung, Improved sense-amplifier-based flip-flop: design and measurements IEEE Journal of Solid-state Circuits. ,vol. 35, pp. 876- 884 ,(2000) , 10.1109/4.845191