CMOS reference voltage generator employing separate reference circuits for each output transistor

作者: Hiroshi Miyamoto , Kazutami Arimoto , Shigeru Mori , Tadato Yamagata , Michihiro Yamada

DOI:

关键词:

摘要: An internal power supply voltage generator for generating an a semiconductor integrated device includes first and second reference generators which produce voltages having respective values predetermined amount above below optimal value of the voltage. The are constructed pair serially connected NMOS PMOS transistors, respectively, transistors between external ground. applied to CMOS output stage transistor ground, gates being coupled voltages, so as provide said at common node transistors. This exhibits lowered dissipation impedance, result providing stage.

参考文章(10)
Yoshio C, Mitsuru Shimizu, O Patent Division Okada, Intermediate potential generation circuit ,(1986)
Patrick Chuang, Lee-Lean Shu, Tain Ching Shyu, Low power cmos reference generator with low impedance driver ,(1985)
Hiroaki Suzuki, Michio Kurihara, Constant current circuit ,(1980)
Fuad H. Musa, Pern Shaw, FET Voltage level detecting circuit ,(1978)
Jiroh Sakaguchi, reference voltage generator ,(1982)
Jean-Claude Bertails, Christian Perrin, Integrated circuit generator in CMOS technology ,(1981)
Shuichi Torii, Tamotu Arai, Voltage dividing circuit in IC structure ,(1977)