Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential
作者： Takashi Ohsawa
DOI:
关键词:
摘要: An intermediate potential generation circuit for outputting an (VM) between a power source (VCC) and ground potential, including reference generator (40) generating first second potentials (VN7, VN8), comparator (41) comparing the output with potentials. When is lower than outputs control signal at level of to MOS transistor (M9) supplied raise level. higher (M10) potential.
lens.org 参考文章(7)
Germano Nicollini, Daniel Senderowicz, Cmos output stage with large voltage swing and with stabilization of the quiescent current ,(1986)
Eugene R. Bukowski, Charles R. Hoffman, CMOS reference voltage generation ,(1987)
Kiminobu Suzuki, Hiroyuki Koinuma, Masakazu Kiryu, Reference potential generating circuit ,(1988)
Yoshio C, Mitsuru Shimizu, O Patent Division Okada, Intermediate potential generation circuit ,(1986)
Yohji Watanabe, FET reference voltage generator which is impervious to input voltage fluctuations ,(1987)
Hiroshi Miyamoto, Kazutami Arimoto, Shigeru Mori, Tadato Yamagata, Michihiro Yamada, CMOS reference voltage generator employing separate reference circuits for each output transistor ,(1986)
Takada Tadahide, INTERMEDIATE VOLTAGE GENERATING CIRCUIT ,(1982)