Physical synthesis optimization with fast metric check

作者: Charles Jay Alpert , Glenn R Bee , Zhuo Li , Tuhin Mahmud , Stephen T Quay

DOI:

关键词:

摘要: A system, process, etc. according to some embodiments, which includes operations that include selecting one of a plurality solutions (“selected solution”) for optimization an integrated circuit design during physical synthesis. The can further performing on the selected solution fast evaluation specific metric without updating documents (e.g., netlist or map). If is non-satisfactory, then candidate rejected. satisfactory, document updated and full (and other metrics) be performed.

参考文章(18)
Charles J. Alpert, Zhuo Li, Yaoguang Wei, Chin Ngai Sze, Consideration of local routing and pin access during VLSI global routing ,(2011)
Ankur Narang, Sandeep A. Aji, Shantanu Ganguly, Constraint-based global router for routing high performance designs ,(2002)
Hjl Jurjen Westra, Congestion analysis and management Technische Universiteit Eindhoven. ,(2009)
James S. Koford, Ranko Scepanovic, Douglas B. Boyle, Edwin R. Jones, Michael D. Rostoker, Optimization processing for integrated circuit physical design automation system using optimally switched fitness improvement algorithms ,(1994)
Charles J Alpert, Shrirang K Karandikar, Zhuo Li, Gi-Joon Nam, Stephen T Quay, Haoxing Ren, Cliff N Sze, Paul G Villarrubia, Mehmet C Yildiz, None, Techniques for Fast Physical Synthesis Proceedings of the IEEE. ,vol. 95, pp. 573- 599 ,(2007) , 10.1109/JPROC.2006.890096
James S. Koford, Ranko Scepanovic, Douglas B. Boyle, Edwin E. Jones, Michael D. Rostoker, Congestion based cost factor computing apparatus for integrated circuit physical design automation system ,(1994)
C.J. Alpert, G. Gandham, M. Hrkic, J. Hu, S.T. Quay, C.N. Sze, Porosity-aware buffered Steiner tree construction IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 23, pp. 517- 526 ,(2004) , 10.1109/TCAD.2004.825864
Taraneh Taghavi, Foad Dabiri, Ani Nahapetian, Majid Sarrafzadeh, Tutorial on congestion prediction system-level interconnect prediction. pp. 15- 24 ,(2007) , 10.1145/1231956.1231961
J. Cong, Jie Fang, Min Xie, Yan Zhang, MARS-a multilevel full-chip gridless routing system IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 24, pp. 382- 394 ,(2005) , 10.1109/TCAD.2004.842803