Method for manufacturing stacked capacitor
作者： Chine-Gie Lou
DOI:
关键词:
摘要: A method of manufacturing a stacked capacitor. first dielectric layer is formed over substrate. nitride on the layer. storage node contact hole to penetrate through and expose portion conductive plug in hole. second plug. portions with surface level lower than metal barrier fills The layer, are patterned form node. comprises spacer sidewall third
lens.org 参考文章(10)
Hong-Hsiang Tsai, Method of fabricating capacitor over bit line COB structure for a very high density DRAM applications ,(1997)
Kevin Lucas, Ajay Jain, Method for forming a dielectric tantalum nitride layer as an anti-reflective coating (ARC) ,(1996)
Scott R. Summerfelt, A conductive amorphous-nitride barrier layer for high dielectric-constant material electrodes ,(1995)
Carlos Mazure-Espejo, Gunther Schindler, Walter Hartner, Semiconductor configuration with a protected barrier for a stacked cell ,(1999)
Hideyuki Matsuoka, Toshiaki Yamanaka, Shinichiro Kimura, Semiconductor memory device and a method for fabricating the same ,(1997)
Jung-Ho Chang, Dahcheng Lin, Hsi-Chuan Chen, Method of selective growth of a hemispherical grain silicon layer on the outer sides of a crown shaped DRAM capacitor structure ,(1998)
Chine-Gie Lou, Method for fabricating cylindrical capacitor for a memory cell ,(1997)
Yen-Lin Ding, Method of fabricating a capacitor over a bit line of a DRAM ,(1998)
Thomas A. Figura, Pierre C. Fazan, Process for fabricating a cup-shaped DRAM capacitor using a multi-layer partly-sacrificial stack ,(1995)
Wolfgang Müller, Franz Xaver Stelz, Karl Heinz Küsters, Process for producing a storage capacitor ,(1993)