An Overview of Power Analysis Attacks Against Field Programmable Gate Arrays

作者: O.-X. Standaert , E. Peeters , G. Rouvroy , J.-J. Quisquater

DOI: 10.1109/JPROC.2005.862437

关键词:

摘要: Since their introduction by Kocher in 1998, power analysis attacks have attracted significant attention within the cryptographic community. While early works field mainly threatened security of smart cards and simple processors, several recent publications shown vulnerability hardware implementations as well. In particular, programmable gate arrays are attractive options for implementation encryption algorithms,but against is a serious concern, we discuss this paper. For purpose, present results attempted standard algorithms, provide theoretical estimation these based on statistical parameters evaluate cost different possible countermeasures.

参考文章(50)
Elena Trichina, Combinational Logic Design for AES SubByte Transformation on Masked Data. IACR Cryptology ePrint Archive. ,vol. 2003, pp. 236- ,(2003)
Stefan Mangard, Hardware Countermeasures Against DPA – A Statistical Analysis of Their Effectiveness the cryptographers track at the rsa conference. pp. 222- 235 ,(2004) , 10.1007/978-3-540-24660-2_18
Vincent Rijmen, Paulo S.L.M, The KHAZAD Legacy-Level Block Cipher ,(2001)
Francois-Xavier Standaert, Bart Preneel, Siddika Berna Örs, Power Analysis of an FPGA Implementation of Rijndael: Is Pipelining a DPA Countermeasure? cryptographic hardware and embedded systems. ,vol. 3156, pp. 30- 44 ,(2004)
Thomas S. Messerges, Using Second-Order Power Analysis to Attack DPA Resistant Software cryptographic hardware and embedded systems. pp. 238- 251 ,(2000) , 10.1007/3-540-44499-8_19
Elisabeth Oswald, Stefan Mangard, Norbert Pramstaller, Vincent Rijmen, A side-channel analysis resistant description of the AES s-box fast software encryption. pp. 413- 423 ,(2005) , 10.1007/11502760_28
Mehdi-Laurent Akkar, Christophe Giraud, An Implementation of DES and AES, Secure against Some Attacks cryptographic hardware and embedded systems. pp. 309- 318 ,(2001) , 10.1007/3-540-44709-1_26
D. May, H. L. Muller, N. P. Smart, Random Register Renaming to Foil DPA cryptographic hardware and embedded systems. pp. 28- 38 ,(2001) , 10.1007/3-540-44709-1_4
Colin D. Walter, MIST: An Efficient, Randomized Exponentiation Algorithm for Resisting Power Analysis the cryptographers track at the rsa conference. pp. 53- 66 ,(2002) , 10.1007/3-540-45760-7_5
Kris Tiri, Ingrid Verbauwhede, Place and Route for Secure Standard Cell Design smart card research and advanced application conference. ,vol. 153, pp. 143- 158 ,(2004) , 10.1007/1-4020-8147-2_10