System and method for regulating direct memory access descriptor among multiple execution paths by using a link to define order of executions
作者： Paul I. Zavalney , Timothy E. Litch
DOI:
关键词:
摘要: An apparatus includes an integrated circuit that a processing core and direct memory access (DMA) engine. The DMA engine is adapted to process descriptors control communications. contain data indicating communication endpoints are associated with the use other contained in at least one of branching descriptor execution among multiple paths.
lens.org 参考文章(6)
David Cureton Baker, Matthew Henson, System and method for communicating with memory devices via plurality of state machines and a DMA controller ,(2005)
Jonathan H. Shiell, George Z. N. Cai, Microprocessor circuits, systems, and methods implementing a loop and/or stride predicting load target buffer ,(1997)
Hiroshi Fukazawa, Information processor and instruction fetch control method ,(2007)
Mark Fullerton, Vasu Bibikar, Sreevathsa Ramachandra, Direct memory access control ,(2003)
Ulrich Bortfeld, Instruction-word addressable L0 instruction cache ,(2004)
Masato Motomura, Katsumi Togawa, Taro Fujii, Ryoko Sasaki, Kenichiro Anjo, Stream processor and information processing apparatus ,(2005)