System and method for communicating with memory devices via plurality of state machines and a DMA controller
作者： David Cureton Baker , Matthew Henson
DOI:
关键词:
摘要: The disclosure is directed to a device including memory interface. interface includes data interface, first state machine and second machine. chip select ready/busy configured monitor via the respectively, when coupled inter-face.
google.de 参考文章(43)
Cesar A. Talledo, Jeffrey Lukanc, Jiann Liao, Fly-by support module for a peripheral bus ,(2000)
Hans-Detlef Groeger, Robert Baumgartner, Electronic bus control device with a parallel databus and a method for the operation of the bus control device ,(1999)
Liang-Chien Yu, Memory controller with interacting state machines ,(2002)
Hiroyuki Hamasaki, Yasuhiko Hoshi, Kazuhiro Hirade, Hiroshi Takeda, Kenichiro Omura, Takashi Miyamoto, Makoto Takano, Ryuichi Murashima, Isamu Mochizuki, Jun Sato, Kazushige Ayukawa, Semiconductor device supporting integrated data transfer bridging between CPU memory and I/O device ,(2000)
Jeff Klaas, A system-on-a-chip ,(2001)
Judy M. Gehman, System and method for coordinating competing register accesses by multiple buses ,(1998)
Robert H. Hoem, Niranjan A. Puttaswamy, Alek Movshovich, Brian Lai, Direct memory access execution engine with indirect addressing of circular queues in addition to direct memory addressing ,(1998)
Steven E Schelong, Michael D Derbish, Gavin G Gibson, Steven P Kent, Jack M Hardy, Hugh M Humphreys, Ricardo Yong, John D Acton, William B Derolf, Novel multiprocessor distributed memory system and board and methods therefor ,(1998)
Donald M. Gray, Agha Zaigham Ahsan, Arbitrating and servicing polychronous data requests in direct memory access ,(2005)