Trench capacitor with an intrinsically balanced field across the dielectric

作者: Rama Divakaruni , Jack A. Mandelman

DOI:

关键词:

摘要: The preferred embodiment of the present invention provides an improved capacitor design that overcomes many limitations prior art. uses germanium to adjust work function storage node. Specifically, addition modifies fermi level node, moving towards conduction band. This modification reduces difference in band-edge potentials between node and counter electrode, thus reducing maximum electric potential seen across capacitor. In embodiment, p-type doped silicon is formed trench adjacent dielectric layer. A barrier layer then over germanium, remaining area filled with n+-type polysilicon. adjusts workfunction toward minimizes buried plate, which serves as electrode. has effect balancing for stored high low situations. dielectric. solution improves reliability capacitor, especially those capacitors relatively thin layers, without requiring additional circuitry bias increasing power consumption. also leakage current through dielectric, signal retention time.

参考文章(7)
Louis L. Hsu, Sieki Ogura, Joseph F. Shepard, Method of making a DRAM cell with trench capacitor ,(1994)
Papu D. Maniar, Stephen S. Poon, Trench structure having a germanium silicate region ,(1992)
Y.V. Ponomarev, C. Salm, J. Schmitz, P.H. Woerlee, P.A. Stolk, D.J. Gravesteijn, Gate-workfunction engineering using poly-(Si,Ge) for high-performance 0.18 /spl mu/m CMOS technology international electron devices meeting. pp. 829- 832 ,(1997) , 10.1109/IEDM.1997.650509
Edward J. Vishnesky, Manu J. Tejwani, Louis L. Hsu, Joseph F. Shepard, Toshio Mii, Scott R. Stiffler, Jack O. Chu, Capacitors with roughened single crystal plates ,(1992)
Helmut Klose, Wolfgang Hoenlein, Volker Lehmann, Martin Franosch, Reinhard Stengl, Hermann Wendt, Hans Reisinger, Herbert Schaefer, Dietrich Widmann, Gerrit Lange, Method for manufacturing a capacitor for a semiconductor arrangement ,(1998)
V.Z.-Q. Li, M.R. Mirabedini, R.T. Kuehn, J.J. Wortman, M.C. Ozturk, Single gate 0.15 /spl mu/m CMOS devices fabricated using RTCVD in-situ boron doped Si/sub 1-x/Ge/sub x/ gates international electron devices meeting. pp. 833- 836 ,(1997) , 10.1109/IEDM.1997.650510