Nonvolatile semiconductor memory, fabrication method for the same, semiconductor integrated circuits and systems

作者: Masayuki Ichige , Tatsuaki Kuji , Yuji Takeuchi , Riichiro Shirota , Koji Sakui

DOI:

关键词:

摘要: A nonvolatile semiconductor memory which is configured to include a plurality of word lines disposed in row direction; bit column direction perpendicular the lines; cell transistors having charge storage layer, provided and an electronic condition transistor be controlled by one connected cell; first select transistors, each including gate electrode, selecting direction, arranged adjacent at end transistors; line electrodes transistors.

参考文章(8)
Kikuko Sugimae, Masayuki Ichige, Yuji Takeuchi, Michiharu Matsui, Riichiro Shirota, Atsuhiro Sato, Non-volatile semiconductor memory device with multi-layer gate structure ,(2004)
Y. Iwata, K. Imamiya, Y. Sugiura, H. Nakamura, H. Oodaira, M. Momodomi, Y. Itoh, T. Watanabe, H. Araki, K. Narita, K. Masuda, J.-I. Miyamoto, A 35 ns cycle time 3.3 V only 32 Mb NAND flash EEPROM international solid-state circuits conference. ,vol. 30, pp. 1157- 1164 ,(1995) , 10.1109/4.475702
Kang-Deog Suh, Byung-Hoon Suh, Young-Ho Lim, Jin-Ki Kim, Young-Joon Choi, Yong-Nam Koh, Sung-Soo Lee, Suk-Chon Kwon, Byung-Soon Choi, Jin-Sun Yum, Jung-Hyuk Choi, Jang-Rae Kim, Hyung-Kyu Lim, A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme international solid-state circuits conference. ,vol. 30, pp. 128- 129 ,(1995) , 10.1109/4.475701
Jung-Dal Choi, Wang-Chul Shin, Jong-Han Kim, Dong-Jun Kim, Non-volatile memory device with NAND type cell structure ,(1997)