OR Product term function in the search array of a PLA

作者: Kenneth E. Rhodes

DOI:

关键词:

摘要: A technique is disclosed for condensing the overall size of a PLA circuit and number elements involved in carrying out desired logical OR operation. This done by preconditioning product term AND array to be grounded source connected positive potential, polarities which are opposite those balance circuit. Therefore, if particular or search selected means its gate going positive, line output will rise potential instead falling. Since any element have this effect column elements, an function performed what otherwise PLA. The resultant localized change achieves significant reduction columns necessary carry conventional

参考文章(8)
Gilbert J. Kelly, William T. Devine, Dennis T. Cox, Segmented parallel rail paths for input/output signals ,(1974)
Gilbert J. Kelly, William T. Devine, Dennis T. Cox, High density logic array ,(1974)
William T. Devine, William Gianopulos, Demand powered programmable logic array ,(1978)
Ralph C. Mitchell, Gerald B. Long, Shing-Chou Pi, Time shared programmable logic array ,(1977)
Karlheinrich Dipl In Horninger, Integrated, programmable logic array ,(1975)
William T. Devine, William F. Washburn, Logical OR circuit for programmed logic arrays ,(1977)
Robert J Proebsting, Mos transistor integrated matrix ,(1969)
Stephen B. Greenspan, Peruvemba S. Balasubramanian, Claude R. Bertin, Merged array PLA device, circuit, fabrication method and testing technique ,(1977)