Symbolic Model Checking of Software

作者: Flavio Lerda , Nishant Sinha , Michael Theobald

DOI: 10.1016/S1571-0661(05)80008-8

关键词:

摘要: Abstract Model checking is a popular formal verification technique for both software and hardware. The of concurrent predominantly employs explicit-state model checkers, such as SPIN, that use partial-order reduction main to deal with large state spaces efficiently. In the hardware domain, introduction symbolic has been considered breakthrough, allowing systems clearly out-of-reach any checker. This paper introduces I m P roviso , new algorithm efficiently combines advantages exploration. M ROVISO uses implicit BDD representations space transition relation together in-stack proviso efficient reduction. approach inspired by T wophase checking. Initial experimental results show proposed improves existing can be used tackle problems are not tractable using methods.

参考文章(22)
Ratan Nalumasu, Ganesh Gopalakrishnan, An Efficient Partial Order Reduction Algorithm with an Alternative Proviso Implementation formal methods. ,vol. 20, pp. 231- 247 ,(2002) , 10.1023/A:1014728912264
Edmund M. Clarke, Orna Grumberg, Hiromi Hiraishi, Somesh Jha, David E. Long, Kenneth L. McMillan, Linda A. Ness, Verification of the Futurebus+ Cache Coherence Protocol CHDL '93 Proceedings of the 11th IFIP WG10.2 International Conference sponsored by IFIP WG10.2 and in cooperation with IEEE COMPSOC on Computer Hardware Description Languages and their Applications. pp. 15- 30 ,(1993) , 10.1016/B978-0-444-81641-2.50007-1
Alessandro Cimatti, Edmund Clarke, Enrico Giunchiglia, Fausto Giunchiglia, Marco Pistore, Marco Roveri, Roberto Sebastiani, Armando Tacchella, NuSMV 2: An OpenSource Tool for Symbolic Model Checking computer aided verification. pp. 359- 364 ,(2002) , 10.1007/3-540-45657-0_29
Robert P. Kurshan, Vladimir Levin, Marius Minea, Doron Peled, Hüsnü Yenigün, Combining Software and Hardware Verification Techniques formal methods. ,vol. 21, pp. 251- 280 ,(2002) , 10.1023/A:1020383505582
Doron Peled, Combining Partial Order Reductions with On-the-fly Model-Checking computer aided verification. pp. 377- 390 ,(1994) , 10.1007/3-540-58179-0_69
Alberto Lluch-Lafuente, Stefan Edelkamp, Stefan Leue, None, Partial Order Reduction in Directed Model Checking international workshop on model checking software. pp. 112- 127 ,(2002) , 10.1007/3-540-46017-9_10
R. Alur, R. K. Brayton, T. A. Henzinger, S. Qadeer, S. K. Rajamani, Partial-Order Reduction in Symbolic State Space Exploration computer aided verification. ,vol. 18, pp. 340- 351 ,(1997) , 10.1007/3-540-63166-6_34
Antti Valmari, A Stubborn Attack On State Explosion computer aided verification. ,vol. 1, pp. 156- 165 ,(1990) , 10.1007/BF00709154
Satish Chandra, Patrice Godefroid, Christopher Palm, Software model checking in practice: an industrial case study international conference on software engineering. pp. 431- 441 ,(2002) , 10.1145/581339.581393
J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill, L.J. Hwang, Symbolic model checking: 10/sup 20/ states and beyond logic in computer science. ,vol. 98, pp. 142- 170 ,(1990) , 10.1016/0890-5401(92)90017-A