Low cost anti-fuse structure

作者: Stephen M. Gates , Chih-Chao Yang

DOI:

关键词:

摘要: An anti-fuse structure is provided in which an material liner embedded within one of the openings interconnect dielectric material. The located between a first conductive metal and second are also present opening. A diffusion barrier separates from any portion laterally adjacent that formed same as structure.

参考文章(13)
Takeshi Nogami, Shom Ponoth, Chih-Chao Yang, David V. Horak, Programmable anti-fuse structure with dlc dielectric layer ,(2009)
Chih-Chao Yang, Lawrence A. Clevenger, Louis C. Hsu, Timothy J. Dalton, Nicholas C. Fuller, Adopting feature of buried electrically conductive layer in dielectrics for electrical anti-fuse application ,(2005)
F. Li, X. Yang, A.T. Meeks, J.T. Shearer, K.Y. Le, Evaluation of SiO/sub 2/ antifuse in a 3D-OTP memory IEEE Transactions on Device and Materials Reliability. ,vol. 4, pp. 416- 421 ,(2004) , 10.1109/TDMR.2004.837118
Vance Dunton, Michael Chan, Raghuveer S. Makala, Method of making damascene diodes using selective etching methods ,(2010)
Ivan Sanchez, Miguel A. Delgado, Yu-Pin Han, Ying-Tsong Loh, Methods and apparatus for fabricationg anti-fuse devices ,(1995)
Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti, Anti-fuse device structure and electroplating circuit structure and method ,(2008)
David E. Kotecki, Jeffrey P. Gambino, Mark A. Jaso, Integrated circuit having a via and a capacitor ,(1999)
Carl J. Radens, Axel C. Brintzinger, Method of making a dual damascene anti-fuse with via before wire ,(2000)
Frank Prein, Robert T. Fuller, Method for making an anti-fuse ,(1999)