Methods and apparatuses for generating error correction codes
作者： Hong-Ching Chen
DOI:
关键词:
摘要: Methods and apparatuses for generating error correction codes of a data block are disclosed. One proposed method includes: storing plurality calculating corresponding to the in buffer; operating results according from buffer block; writing into updated stored buffer.
lens.org 参考文章(26)
Ariel Ish-Shalom, Implementation of the HDLC CRC calculation ,(1993)
Carson Chen, High data rate BCH encoder ,(1989)
Rom-Shen Kao, Vickie L. Gibbs, Parallel encoding apparatus and method implementing cyclic redundancy check and Reed-Solomon codes ,(1993)
Robert M. Tanner, Error detecting and correcting memories ,(1983)
Sunil P. Joshi, Venkatraman Iyer, CRC calculation machine with variable bit boundary ,(1985)
Clifton James Williamson, Peter Igorevich Vasiliev, Method and apparatus for error detection ,(2003)
Michael L. Longwell, Keith D. Matteson, Error correction code pipeline for interleaved memory system ,(1993)
Hong-Ching Chen, Wen-Yi Wu, Li-Lien Lin, Meng-Hsueh Lin, Error correction code generator ,(2004)
Jos Sebastian, Chen-Chi Chou, High speed DVD error correction engine ,(2000)
Chia-Yiu Maa, Highly parallel cyclic redundancy code generator ,(1996)