Thermal Enhanced Package Using Embedded Substrate
作者： Kevin (Kunzhong) Hu , Edward Law
DOI:
关键词:
摘要: An integrated circuit (IC) device is provided. The IC includes an die having opposing first and second surfaces, a carrier coupled to the surface of die, laminate trace located on electrically bond pad die. configured couple board.
google.de 参考文章(4)
Tomoe Suzuki, Substrate with top-flattened solder bumps and method for manufacturing the same ,(2002)
Chian-Chi Lin, Multi-chips bumpless assembly package and manufacturing method thereof ,(2004)
Yu-Po Wang, Chien-Ping Huang, Semiconductor package with build-up layers formed on chip and fabrication method of the semiconductor package ,(2003)
Kuan-Neng Liao, Yao-Hsin Feng, Hou-Chang Kuo, Jaw-Shiun Hsieh, Yu-Hsien Lin, Chun-Chi Lee, Cavity down ball grid array packaging structure ,(2002)