Substrate with top-flattened solder bumps and method for manufacturing the same

作者: Tomoe Suzuki

DOI:

关键词:

摘要: A method for manufacturing a wiring substrate includes the steps of applying, through printing, solder paste onto plurality pads exposed from main surface substrate; melting applied reflowing, so as to form substantially hemispherical bumps; and flattening top portions bumps pressing flat against portions, thereby forming top-flattened bumps. pad is classified first when located within region above solid layer, second outside this region. In application step, amount each smaller than that pad.

参考文章(16)
Toshiya Akamatsu, Yasunori Fujimoto, Kazuyuki Imamura, Osamu Yamaguchi, Method for mounting electronic part and paste material ,(2002)
Peter J. Brofman, Scott I. Langenthal, John U. Knickerbocker, Kathleen A. Stalter, Sudipta K. Ray, Shaji Faroog, Method for assembling a chip carrier to a semiconductor device ,(1998)
Honjin Ogaki-kita-kojou En, Naohiro Ogaki-kita-kojou Hirose, Multilayer build-up wiring board ,(1999)
Harumi Yagi, Yoshihito Okuwaki, Toshiyuki Nakada, Tsuyoshi Yamamoto, Takeshi Komiyama, Noritsugu Ozaki, Method of forming solder bumps and method of forming preformed solder bumps ,(1998)
Yasuhiro Teshima, Mamoru Niishiro, Shuzo Igarashi, Yukio Sekiya, Yutaka Higashiguchi, Toshio Kumai, Yasuhiro Ichihara, Yasushi Kobayashi, Semiconductor device having a bump which is inspected from outside and a circuit board used with such a semiconductor device ,(1996)