Software controlled cache line ownership affinity enhancements in a multiprocessor environment
作者： Duane J. McCrory , Anthony P. Gold , Andrew Sanderson
DOI:
关键词:
摘要: An enhanced cache line directory entry includes at least one affinity bit that indicates an for a particular type of ownership. The is used to modify request in accordance with the indicated affinity. may represent read-only requests, and read-write requests. For example, if I/O set state device requests permission, be converted As another processor request. Software control bits enables system performance tuned coherency operations can thereby reduced.
lens.org 参考文章(21)
Kevin R. Brasche, Kenneth A. Smith, Vernon K. Boland, Method for load balancing a per processor affinity scheduler wherein processes are strictly affinitized to processors and the migration of a process from an affinitized processor to another available processor is limited ,(1996)
Samuel Fuller, Secondary cache system for portable computer ,(1994)
Mitchell N. Rosich, Randy M. Arnott, Eric S. Noya, System for controlling a write cache and merging adjacent data blocks for write operations ,(1993)
Arthur F. Cochcroft, Jimmy D. Pike, Process affinity scheduling method and apparatus ,(1992)
Robert P. Fletcher, Multiprocessing system including a shared cache ,(1981)
Simon C. Steely, Madhumitra Sharma, Stephen R. VanDoren, Employing multiple channels for deadlock avoidance in a cache coherency protocol ,(1997)
Michael F. Deering, Stephen A. Schlapp, Ewa M. Kubalska, Michael G. Lavelle, Interface controller for frame buffer random access memory devices ,(1995)
Adrian Eric Seigler, Michael A. Blake, Pak-Kin Mak, Gary A. Van Huben, Method for deadlock avoidance in a cluster environment ,(2000)
Jeffrey J. Leyda, Robert R. Hoffman, Apparatus for savings system configuration information to shorten computer system initialization time ,(1999)
Vernon K. Boland, Affinity scheduling of data within multi-processor computer systems ,(1996)