Reduced-capacitance bus switch in isolated P-well shorted to source and drain during switching

作者: Paul C. F. Tong , Wensong Chen , Ping Ping Xu , Zhi Qing Liu

DOI:

关键词:

摘要: A bus switch has reduced input capacitance. Parasitic source-to-well and drain-to-well capacitors are shorted by well-shorting transistors, eliminating these parasitic capacitances. The transistors turned on when the bus-switch transistor is on, but off isolates signals its source drain. isolated P-well under not tied to ground. Instead floating on. When off, underlying driven ground a biasing in another P-well. Since much lower doping than N+ drain, capacitance of well-to-substrate junction less Thus reduced, allowing higher frequency switching.

参考文章(17)
Farshid Shokouhi, Michael G. Ahrens, Ben Y. Sheen, Switching circuit for transference of multiple negative voltages ,(2000)
Ming-Dou Ker, Kuo-Chung Lee, Che-Hao Chuang, Hsin-Chin Jiang, Mixed-voltage I/O design with novel floating N-well and gate-tracking circuits ,(2003)
Yao-Wu Cheng, Chun-Hsiung Hung, Ray-Lin Wan, Triple well charge pump ,(1996)
Ping Ping Xu, Anna Tam, Kwong Shing Lin, Paul C. F. Tong, Ming-Dou Ker, Substrate-triggering of ESD-protection device ,(2002)
Myron J. Miske, Trenor F. Goodell, Active undershoot hardened fet switch ,(1999)