Data separator with compensation circuit

摘要: A compensation circuit for providing output clock pulses which are accurately spaced timewise with respect to data times at raw normally exist on a line assuming no time shifting due transmission difficulties and including voltage controlled oscillator charge pump changing applied the oscillator, means down up change frequency signals circuit, signal being initiated leading edge of pulse when is in normal position or early late terminates terminating midway between times.