Parallel additive scrambler and descrambler

作者: Heinz Dipl Ing Wettengel , Hartmut Dipl Ing Borschel

DOI:

关键词:

摘要: Parallel working additive scramblers produce a predetermined pseudorandom sequence of length L in word generator, which consists an N-stage shift register. To obtain more than N parallel located sequences, the generator is connected to network which, addition sequences created by modulo-2 addition, other are with different phase relation. Performing linkage operations limits maximum bit rate that can be transmitted. The entire stored memory (S). desired produced circular storage (RS) means shifting operations. form feedback register (SR) and used as (S), each outputs input EXOR-gate, added partial stream parallelized serial data stream. streams subsequently converted parallel-serial multiplexer. Data higher possible.

参考文章(6)
H Schroeder, Parallel data scrambler ,(1972)
William Edward Powell, Georges Andre Charles Roger, William Bernard Weeber, Parallel pseudo-random generator for emulating a serial pseudo-random generator and method for carrying out same ,(1990)
Harold F. Gibson, Vera L. Barnes, Carl M. Campbell, Thomas J. Dodds, Byte stream selective encryption/decryption device ,(1977)
S.H. Tsao, Generation of delayed replicas of maximal-length linear binary sequences Proceedings of the Institution of Electrical Engineers. ,vol. 111, pp. 1803- 1806 ,(1964) , 10.1049/PIEE.1964.0297