Parallel scrambler/descrambler

作者: Maher Amer

DOI:

关键词: ScramblerSet (abstract data type)State (computer science)SequenceComputer scienceLogical operationsArithmeticScramblingPolynomialData set (IBM mainframe)

摘要: Systems, methods and devices for scrambling/descrambling sets of data bits using subsets a recurring sequence scrambler bits. A self-synchronous scrambler, regardless the generating polynomial being implemented, will generate repeating sequences initial stage scrambler. To implement parallel given current state next n states are predicted based on The scrambling operation can then be preformed values in state—parallel logic operations between preselected yield required to used an incoming set. Once these generated, logical set result scrambled output data. is incremented by +1 performing predetermined various such that each bit selected state.

参考文章(22)
H Schroeder, Parallel data scrambler ,(1972)
Yuichi Kojima, Scrambling/descrambling circuit ,(1991)
David P. Gurney, Stephen L. Kuffner, Collision mitigation methods used in a communication system ,(2001)
Jorge Myszne, Parallel data scrambler ,(2001)
Jose L. Merino Gonzalez, Ana Ma del Mar Menendez Martin, Fernando Ortega Rodriguez, Fernando Ortiz Saenz, Rafael Burriel Luna, Synchronous system for parallel data scrambling ,(1992)
Heinz Dipl Ing Wettengel, Hartmut Dipl Ing Borschel, Parallel additive scrambler and descrambler ,(1993)
Reginhard Dr.-Ing. Pospischil, Self-synchronizing scrambler ,(1985)
Kamran Moallemi, Naoki Endoh, Taku Katoh, Katherine S. Lam, Chong U. Lee, Multimedia adaptive scrambling system (MASS) ,(1999)
William Edward Powell, Georges Andre Charles Roger, William Bernard Weeber, Parallel pseudo-random generator for emulating a serial pseudo-random generator and method for carrying out same ,(1990)