作者: Akira Hattori , Takamitsu Tsuchimoto
DOI:
关键词:
摘要: A data processing system having hierarchical memories comprised of buffer contained in a plurality central units, an intermediate memory and main banks. The the are controlled under both swap control method set associative method. These two accessed by address information which includes bank-selection bits set-selection bits. partially modified part