Architecture for systolic nonlinear filter processors
作者： William S. Song
DOI:
关键词:
摘要: Described are nonlinear filter processors having an array of polynomial filters including a first and last filter. The has input terminal for receiving data sample. systolically pass the sample from to Each produces output based on In addition, each other than passes generated by that neighboring sums nonlinearly filtered produced with received
google.de 参考文章(31)
Maximilien d'Oreye de Lantremange, Fractionally-spaced adaptively-equalized self-recovering digital receiver for amplitude-phase modulated signals ,(1997)
Tinku Acharya, George J. Miao, Dual mode filter for mobile telecommunications ,(1999)
Karen J. Stephen, Jonathan Cromwell, Alok Gupta, Methods and apparatus for variable-rate down-sampling filters for discrete-time sampled systems using a fixed sampling rate ,(1998)
Jafar M. Mohseni, Deepu John, Brian K. Butler, Haitao Zhang, Digital filter with state storage ,(2001)
Chin-Liang Wang, Ching-Chia Chen, Che-Fu Chang, A digit-serial VLSI architecture for delayed LMS adaptive FIR filtering international symposium on circuits and systems. ,vol. 1, pp. 545- 548 ,(1995) , 10.1109/ISCAS.1995.521571
Hwan-Rei Lee, Chein-Wei Jen, None, The design of two-dimensional FIR and IIR filter architectures for HDTV signal processing international symposium on vlsi technology systems and applications. pp. 307- 311 ,(1991) , 10.1109/VTSA.1991.246742
Tinku Acharya, George J. Miao, Square root raised cosine symmetric filter for mobile telecommunications ,(2004)
Brandon Kam, Benjamin Miller, Joel Goodman, Gil Raz, Nonlinear Equalization for RF Receivers 2006 HPCMP Users Group Conference (HPCMP-UGC'06). pp. 303- 307 ,(2006) , 10.1109/HPCMP-UGC.2006.51
Richard Hellberg, Odd-transform fast convolution ,(1999)