The design of two-dimensional FIR and IIR filter architectures for HDTV signal processing
作者： Hwan-Rei Lee , Chein-Wei Jen , None
关键词:
摘要: Multiplexers and carry-save-adders are used as the basic cells of designing two-dimensional FIR IIR filter architectures for HDTV image processing. Compared with existed design, this architecture can process each sample in eight gate delays without trading extra hardware. Besides, it has features short latency, low cost is systolic. >
sci-hub.se 参考文章(9)
T. Lu, M.R. Azimi-Sadjadi, A.R. Rostampour, Skew-pipeline and interleaved pipeline structures for 2-D recursive filtering international conference on acoustics, speech, and signal processing. pp. 1037- 1040 ,(1990) , 10.1109/ICASSP.1990.116082
M.A. Sid-Ahmed, A systolic realization for 2-D digital filters IEEE Transactions on Acoustics, Speech, and Signal Processing. ,vol. 37, pp. 560- 565 ,(1989) , 10.1109/29.17537
Imran Shah, Arup Bhattacharya, A Fast Multiplierless Architecture for General Purpose VLSI FIR Digital Filters IEEE Transactions on Consumer Electronics. ,vol. 33, pp. 129- 135 ,(1987) , 10.1109/TCE.1987.290251
Cheng-Wen Wu, Block pipeline 2-D IIR filter structures via iteration and retiming international symposium on circuits and systems. ,vol. 1, pp. 731- 734 ,(1990) , 10.1109/ISCAS.1990.112183
M. Lapointe, P. Fortier, H.T. Huynh, A new faster and simpler systolic structure for IIR filters international symposium on circuits and systems. pp. 1227- 1230 ,(1990) , 10.1109/ISCAS.1990.112351
R.F. Woods, S.C. Knowles, J.V. McCanny, J.G. McWhirter, Systolic IIR filters with bit level pipelining international conference on acoustics speech and signal processing. pp. 2072- 2075 ,(1988) , 10.1109/ICASSP.1988.197037
K.K. Parhi, D.G. Messerschmitt, Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition IEEE Transactions on Acoustics, Speech, and Signal Processing. ,vol. 37, pp. 1099- 1117 ,(1989) , 10.1109/29.32286
M.R. Azimi-Sadjadi, A.R. Rostampour, Parallel and pipeline architectures for 2-D block processing IEEE Transactions on Circuits and Systems. ,vol. 36, pp. 443- 448 ,(1989) , 10.1109/31.17593
M. Hatori, Y. Nakamura, 1125/60 HDTV studio standard intended to be a worldwide unified HDTV standard IEEE Transactions on Broadcasting. ,vol. 35, pp. 270- 278 ,(1989) , 10.1109/11.35314