Integrated circuit devices having fuse structures including buffer layers and methods of fabricating the same
作者： Hyun-Chul Kim
DOI:
关键词:
摘要: An integrated circuit device is provided including an substrate having a fuse region. A window layer on the that defines The positioned at upper portion of and recessed beneath surface device. buffer pattern between layer. Methods forming devices are also described.
lens.org 参考文章(13)
Cheng-Yeh Shih, Jenn Ming Huang, Fabrication of metal fuse design for redundancy technology having a guard ring ,(1998)
Kuo H. Lee, James N. Billig, William J. Nagy, James D. Chlipala, Integrated circuits having improved fusible links ,(1990)
Yu Hua Lee, Tse-Liang Ying, Cheng-Ming Wu, Kuo Ching Huang, Cheng Yeh Shih, Method for making a fuse structure for improved repaired yields on semiconductor memory devices ,(2000)
Pei-Ing Lee, Chung Lin Huang, Wu Hsiung Chen, Lee Chung Yuan, Chung Peng Hao, Method for manufacturing DRAM having a redundancy circuit region ,(1998)
Jun-shik Bae, Method of opening repair fuse of semiconductor device ,(2002)
Dong-won Shin, Min-Sang Kim, Method for forming semiconductor memory device having a fuse ,(2002)
Myoung-Kwang Bae, Methods of forming fuse box guard rings for integrated circuit devices ,(2003)
Wen-Tsing Tzeng, Hsing-Lien Lin, Chun-Pin Yang, Passivation layer etching process for memory arrays with fusible links ,(1999)
Sung-hoon Kho, Young-hoon Park, Chi-hoon Lee, Hyo-dong Ban, Method of forming fuse area structure including protection film on sidewall of fuse opening in semiconductor device ,(2000)
Sadayuki Mori, Toshifumi Minami, Semiconductor device with fuse ,(2000)