RECONFIGURABLE FIR FILTER WITH RADIX-4 ARRAY MULTIPLIER
作者： E. Prabhu , S. Valarmathy , S. Karthick
DOI:
关键词:
摘要: FIR filters are commonly used digital which find its major application in signal processing. In conventional filter, the input vector form is delayed by one sample and then multiplied with filter coefficients subsequently accumulated adders. The drawbacks due to this high device utilization power consumption. order compensate these drawbacks, we propose a reconfigurable using radix-4 multiplier. changes proposed system multiplier for multiplication change basic architecture of filter. method, combine all tap values having similar co-efficient multiplying those respective co-efficient. design simulated synthesized Xilinx. method compared existing From results, it observed that our has got better results less number occupied slices low analysis report 8-tap approach consumes 60µW at 25MHz, 110µW 50MHz, 170µW 75MHz 220µW 100MHz was implemented on Spartan-3E. Additionally, also tested n-tap Virtex-4 FPGA technique, shows minimizes reduces
amrita.edu
jatit.org 参考文章(11)
Mohsen Amiri Farahani, Saeid Mirzaei, Hossein Amiri Farahani, Implementation of a reconfigurable architecture of discrete wavelet packet transform with three types of multipliers on FPGA 2011 24th Canadian Conference on Electrical and Computer Engineering(CCECE). pp. 001459- 001462 ,(2011) , 10.1109/CCECE.2011.6030704
R. Mahesh, A. P. Vinod, New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 29, pp. 275- 288 ,(2010) , 10.1109/TCAD.2009.2035548
Pramod Kumar Meher, New Approach to Look-Up-Table Design and Memory-Based Realization of FIR Digital Filter IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 57, pp. 592- 603 ,(2010) , 10.1109/TCSI.2009.2026683
Kyung-Saeng Kim, Kwyro Lee, Low-power and area-efficient FIR filter implementation suitable for multiple taps IEEE Transactions on Very Large Scale Integration (VLSI) Systems. ,vol. 11, pp. 150- 153 ,(2003) , 10.1109/TVLSI.2002.801570
Abd Samad Benkrid, Khaled Benkrid, Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension IEEE Transactions on Very Large Scale Integration Systems. ,vol. 17, pp. 709- 722 ,(2009) , 10.1109/TVLSI.2009.2016715
P. Bougas, P. Kalivas, A. Tsirikos, K.Z. Pekmestzi, Pipelined array-based FIR filter folding IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 52, pp. 108- 118 ,(2005) , 10.1109/TCSI.2004.838542
R.H. Turner, R.F. Woods, Highly efficient, limited range multipliers for LUT-based FPGA architectures IEEE Transactions on Very Large Scale Integration Systems. ,vol. 12, pp. 1113- 1117 ,(2004) , 10.1109/TVLSI.2004.833399
S.S. Demirsoy, I. Kale, A.G. Dempster, Efficient implementation of digital filters using novel reconfigurable multiplier blocks asilomar conference on signals, systems and computers. ,vol. 1, pp. 461- 464 ,(2004) , 10.1109/ACSSC.2004.1399175
J.Chaitanya, Ch.Venkateswarlu, P.Sunitha, Area Efficient Reconfigurable Coefficient Based Fir Filter International journal of engineering research and technology. ,vol. 1, ,(2012)
K. Soundara Rajan, T Ramesh Reddy, Low Power and Low Area Digital FIR Filter Using Different Multipliers and Adders International journal of engineering research and technology. ,vol. 1, ,(2012)