Hierarchical Netlist Extraction and Design Rule Check

作者: W. Meier

DOI: 10.1007/978-3-642-84304-4_2

关键词:

摘要: In this paper we present a tool for hierarchical layout verification. Design rule check and netlist extraction can be performed within one program run. This allows to verify more complex rules than with separated tools avoids redundant work. To improve verification, the preserves original hierarchy: Each cell in is checked only once then replaced by an abstract, containing all information needed against its environment on next higher level. The does not require restrictions concerning style, however implemented basic algorithm modified user instructions adapt it special design style thereby increasing efficiency.

参考文章(10)
A. Gupta, R. W. Hon, HEXT: a hierarchical circuit extractor Journal of VLSI and computer systems. ,vol. 1, pp. 23- 39 ,(1983)
Nils Hedenstierna, Kjell O. Jeppson, New algorithms for increased efficiency in hierarchical design rule checking Integration. ,vol. 5, pp. 319- 336 ,(1987) , 10.1016/0167-9260(87)90022-8
Anoop Gupta, ACE: A Circuit Extractor design automation conference. pp. 721- 725 ,(1983) , 10.5555/800032.800751
Ulrich Lauther, Mark Hofmann, HEX: An Instruction-Driven Approach to Feature Extraction design automation conference. pp. 331- 336 ,(1983) , 10.5555/800032.800685
William J. Herman, Gary M. Tarolli, Hierarchical Circuit Extraction with Detailed Parasitic Capacitance design automation conference. pp. 337- 345 ,(1983) , 10.5555/800032.800686
Volker Henkel, Ulrich Golze, RISCE—a reduced instruction set circuit extractor for hierarchical VLSI layout verification design automation conference. pp. 465- 470 ,(1988) , 10.5555/285730.285805
Louis K. Scheffer, Ronny Soetarman, Hierarchical Analysis of IC Artwork with User-Defined Rules IEEE Design & Test of Computers. ,vol. 3, pp. 66- 74 ,(1986) , 10.1109/MDT.1986.294941
John K. Ousterhout, Walter S Scott, Magic's Circuit Extractor design automation conference. pp. 286- 292 ,(1985) , 10.5555/317825.317872
Todd J. Wagner, Hierarchical Layout Verification design automation conference. pp. 484- 489 ,(1984) , 10.5555/800033.800843
Yiwan Wong, Hierarchical Circuit Verification design automation conference. pp. 695- 701 ,(1985) , 10.5555/317825.317965