EEPROM memory cell with a single polysilicon level and a tunnel oxide zone
作者： Carlo Riva
DOI:
关键词:
摘要: The memory cell comprises a selection transistor, pickup transistor and tunnel condenser formed using single layer of polysilicon. is on an active area distinct separate from that the transistor.
lens.org 参考文章(4)
Bernard Guillaumot, Michel Laurens, Electrically erasable and reprogrammable memory point comprising a floating gate above a control gate ,(1985)
Tetsuya Iizuka, Junichi Miyamoto, Semiconductor memory device having a floating gate electrode ,(1984)
Koji Makita, Susumu Kohyama, Yoshihisa Mizutani, EEPROM with sidewall control gate ,(1986)
Ron Maltiel, High coupling ratio dense electrically erasable programmable read-only memory ,(1984)