Method for making a semiconductor device with self-aligned inner spacers

Tahir Ghani, Kelin J. Kuhn, Rafael Rios, Anand S. Murthy, Abhijit Jayant Pethe, Mark Armstrong, Willy Rachmady, Seiyon Kim, Integration methods to fabricate internal spacers for nanowire devices ,(2014)

Effendi Leobandung, Stacked semiconductor nanowires with tunnel spacers ,(2013)

Miao Zhang, Deyuan Xiao, Jing Chen, Xi Wang, Zhong Ying Xue, Hybrid orientation accumulation mode GAA CMOSFET ,(2010)

Seung-Heon Song, Method of forming semiconductor device having a GAA type transistor ,(2001)

Won-joo Kim, Yoon-dong Park, Suk-pil Kim, Dong-gun Park, Jae-woong Hyun, Choong-ho Lee, Fin-FET having GAA structure and methods of fabricating the same ,(2006)

E. A. Lewis, E. A. Irene, The Effect of Surface Orientation on Silicon Oxidation Kinetics Journal of The Electrochemical Society. ,vol. 134, pp. 2332- 2339 ,(1987) , 10.1149/1.2100881

Jean-Pierre Colinge, Kuo-Cheng Ching, Zhiqiang Wu, Aligned gate-all-around structure ,(2012)

Marius K. Orlowski, Method of making a planar double-gated transistor ,(2005)

Ali Khakifirooz, Alexander Reznicek, Pouya Hashemi, Kangguo Cheng, Perfectly symmetric gate-all-around fet on suspended nanowire ,(2014)

Ali Khakifirooz, Alexander Reznicek, Pouya Hashemi, Kangguo Cheng, Bruce B. Doris, Method of fabricating electrostatically enhanced fins and stacked nanowire field effect transistors ,(2015)