An 8-Bit Ultra-Low-Power, Low-Voltage Current Steering DAC Utilizing a New Segmented Structure
作者： Mehdi Bandali , Alireza Hassanzadeh , Masoume Ghashghaie , Omid Hashemipour
DOI: 10.1142/S021812661950172X
关键词:
摘要: In this paper, an 8-bit ultra-low-power, low-voltage current steering digital-to-analog converter (DAC) is presented. The proposed DAC employs a new segmented structure that results in low integral...
sci-hub.se 参考文章(19)
D. Giotta, P. Pessl, M. Clara, W. Klatzer, R. Gaggl, Low-power 14-bit current steering DAC, for ADSL2+/CO applications in 0.13/spl mu/m CMOS european solid-state circuits conference. pp. 163- 166 ,(2004) , 10.1109/ESSCIR.2004.1356643
Santanu Sarkar, Swapna Banerjee, An 8-bit low power DAC with re-used distributed binary cells architecture for reconfigurable transmitters Microelectronics Journal. ,vol. 45, pp. 666- 677 ,(2014) , 10.1016/J.MEJO.2014.03.014
Martin Clara, Wolfgang Klatzer, Berthold Seger, Antonio di Giandomenico, Luca Gori, A 1.5V 200MS/s 13b 25mW DAC with Randomized Nested Background Calibration in 0.13/spl mu/m CMOS international solid-state circuits conference. pp. 250- 600 ,(2007) , 10.1109/ISSCC.2007.373388
Si-Nai Kim, Mee-Ran Kim, Ba-Ro-Saim Sung, Hyun-Wook Kang, Min-Hyung Cho, Seung-Tak Ryu, A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm $^{2}$ IEEE Transactions on Very Large Scale Integration Systems. ,vol. 24, pp. 794- 798 ,(2016) , 10.1109/TVLSI.2015.2412657
Santanu Sarkar, Swapna Banerjee, A 10 bit 1 GSPS Nyquist DAC in 180 nm CMOS with high FOM Analog Integrated Circuits and Signal Processing. ,vol. 80, pp. 59- 68 ,(2014) , 10.1007/S10470-014-0309-X
Peiman Aliparast, Ziaadin Daei Koozehkanany, Jafar Sobhi, Design of a 12-bit high-speed CMOS D/A converter using a new 3D digital decoder structure useful for wireless transmitter applications Analog Integrated Circuits and Signal Processing. ,vol. 68, pp. 315- 328 ,(2011) , 10.1007/S10470-011-9647-0
Fang-Ting Chou, Chia-Min Chen, Chung-Chih Hung, A low-glitch binary-weighted DAC with delay compensation scheme Analog Integrated Circuits and Signal Processing. ,vol. 79, pp. 277- 289 ,(2014) , 10.1007/S10470-014-0262-8
Peiman Aliparast, Nasser Nasirzadeh, Very high-speed and high-accuracy current-steering CMOS D/A converter using a novel 3-D decoder Analog Integrated Circuits and Signal Processing. ,vol. 60, pp. 195- 204 ,(2009) , 10.1007/S10470-009-9284-Z
M.A.F. Borremans, M.S.J. Steyaert, W. Sansen, A. van den Bosch, A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 315- 324 ,(2001) , 10.1109/4.910469
Masoud Nazari, Leila Sharifi, Meysam Akbari, Omid Hashemipour, Design of a 10-Bit High Performance Current-Steering DAC with a Novel Nested Decoder Based on Domino Logic Journal of Circuits, Systems, and Computers. ,vol. 24, pp. 1550086- ,(2015) , 10.1142/S0218126615500863