Quantifying academic placer performance on custom designs

作者: Samuel I Ward , David A Papa , Zhuo Li , Cliff N Sze , Charles J Alpert

DOI: 10.1145/1960397.1960420

关键词:

摘要: There have been significant prior efforts to quantify performance of academic placement algorithms, primarily by creating artificial test cases that attempt mimic real designs, such as the PEKO benchmark containing known optimas [5]. The idea was create benchmarks with a optimal solution and then measure how far existing placers were from optimal. Since do not necessarily correspond properties VLSI netlists, conclusions met some skepticism. This work presents two custom constructed datapath designs perform common logic functions hand-designed layouts for each. new generation is compared against them see performed these design styles. Experiments show all wirelengths significantly greater manual solution; solutions range 1.75 4.88 times wirelengths. These testcases will be released publically stimulate research into automatically solving structured problems.

参考文章(22)
Quang Dieu An, Patrick W. Bosshart, Shifter circuit for an arithmetic logic unit in a microprocessor ,(1997)
Wolfgang J. Paul, Silvia M. Mueller, Computer Architecture: Complexity and Correctness Springer-Verlag New York, Inc.. ,(2000)
John L. Hennessy, David A. Patterson, Computer architecture (2nd ed.): a quantitative approach Morgan Kaufmann Publishers Inc.. ,(1996)
John L. Hennessy, David A. Patterson, Computer Architecture: A Quantitative Approach ,(1989)
Toshiaki Machida, Bidirectional barrel shift circuit ,(1985)
Israel Koren, Computer Arithmetic Algorithms ,(1993)
Gi-Joon Nam, Charles J Alpert, Paul Villarrubia, Bruce Winter, Mehmet Yildiz, None, The ISPD2005 placement contest and benchmark suite Proceedings of the 2005 international symposium on physical design - ISPD '05. pp. 216- 220 ,(2005) , 10.1145/1055137.1055182
Tony F. Chan, Jason Cong, Joseph R Shinnerl, Kenton Sze, Min Xie, mPL6: enhanced multilevel mixed-size placement international symposium on physical design. pp. 212- 214 ,(2006) , 10.1145/1123008.1123055
Robert L. Davis, Uniform shift networks IEEE Computer. ,vol. 7, pp. 60- 71 ,(1974) , 10.1109/MC.1974.6323308