Bounding box prefetcher with reduced warm-up penalty on memory block crossings
作者： John Michael Greer , Rodney E. Hooker
DOI:
关键词:
摘要: A microprocessor includes a cache memory and data prefetcher. The prefetcher detects pattern of accesses within first block prefetch into the lines from based on pattern. also observes new access request to second block. determines that is virtually adjacent pattern, when continued block, predicts an line implicated by responsively prefetches
google.de 参考文章(13)
William E. Speight, Lixin Zhang, Cache directed sequential prefetch ,(2008)
John Michael Greer, Rodney E. Hooker, Bounding box prefetcher ,(2011)
Colin Eddy, Rodney E. Hooker, Multi-modal data prefetcher ,(2010)
John Michael Greer, Rodney E. Hooker, Combined l2 cache and l1d cache prefetcher ,(2011)
Keith E. Diefendorff, Microprocessor with improved data stream prefetching ,(2006)
Valentina Salapura, Martin Ohmacht, Krishnan Sugavanam, Dirk Hoenicke, Alan G. Gara, Method and apparatus of prefetching streams of varying prefetch depth ,(2007)
Gary Lauterbach, Prefetch instruction extensions ,(2007)
Stephen Lee Gregor, Store queue for a tightly coupled multiple processor configuration with two-level cache buffer storage ,(1989)
Iwao Yamazaki, Hideki Okawara, Information processing apparatus and cache memory control method ,(2009)