Running state power saving via reduced instructions per clock operation

作者: Terry Parks , G Glenn Henry

DOI:

关键词:

摘要: A microprocessor includes functional units and control registers writeable to cause the institute actions that reduce instructions-per-clock rate of power consumption when is operating in its lowest performance running state. Examples include in-order vs. out-of-order execution, serial parallel cache access single multiple instruction issue, retire, translation and/or formatting per clock cycle. The may be instituted only if additional conditions exist, such as residing state for a minimum time, not higher more than maximum user did disable feature, supports states system states.

参考文章(44)
Mark Rowland, Krishnakanth V. Sistla, Avinash N. Ananthakrishnan, Ian M. Steiner, Ankush Varma, Matthew Bace, Daniel Borkowski, Vivek Garg, Chelsea Akturan, Dynamically modifying a power/performance tradeoff based on a processor utilization ,(2016)
Ali-Reza Adl-Tabatabai, Quinn A. Jacobson, Bratin Saha, Handling precompiled binaries in a hardware accelerated software transactional memory system ,(2006)
Marc Tremblay, Quinn A. Jacobson, Shailender Chaudhry, Logical power throttling ,(2010)