Microprocessor with integrated NOP slide detector
作者： Terry Parks
DOI:
关键词: Transfer (computing) 、 Cache 、 Computer hardware 、 Operating system 、 Computer science 、 Detector 、 Microprocessor 、 NOP 、 NOP slide 、 Finite-state machine
摘要: A microprocessor includes an instruction cache and a hardware state machine configured to detect no operation (NOP) slide by counting continuous sequence of NOP instructions within stream fetched from the cache. The is suspend execution instructions, transfer control another routine, in response detecting slide.
lens.org 参考文章(51)
Takashi Endo, Shunsuke Ota, Data processor and ic card ,(2011)
Michael Scott Mcilvaine, James Norris Dieffenderfer, Brian Michael Stempel, Michael William Morrow, Rodney Wayne Smith, Andrew S. Irwin, Melinda J. Brown, Jeffery M. Schottmiller, Fusing conditional write instructions having opposite conditions in instruction processing circuits, and related processor systems, methods, and computer-readable media ,(2013)
Stephan Gaskins, G. Glenn Henry, Dynamic and selective core disablement and reconfiguration in a multi-core processor ,(2014)
Ali-Reza Adl-Tabatabai, Quinn A. Jacobson, Bratin Saha, Handling precompiled binaries in a hardware accelerated software transactional memory system ,(2006)
Paul W. Dent, System and method for performing context switching and rescheduling of a processor ,(1999)
Nicolai Kosche, Paul J. Jordan, Gregory F. Grohoski, Method and apparatus for precisely identifying effective addresses associated with hardware events ,(2006)
John Michael Greer, Rodney E. Hooker, Bounding box prefetcher with reduced warm-up penalty on memory block crossings ,(2011)
Shing-Wu Tung, Hsien-Ching Hsieh, Po-Han Huang, Very Long Instruction Word (VLIW) Processor with Power Management, and Apparatus and Method of Power Management Therefor ,(2011)
Andrew Draper, Roger May, Configuring both a programmable logic device and its embedded logic with a single serialized configuration bit stream ,(2000)