A Method to Realize Logic Functions using LUTs and OR Gates
作者： Tsutomu Sasao , Munehiro Matsuura
DOI:
关键词:
摘要: This paper introduces a new decomposition method called OR-partitioning, where logic function is realized as an OR of disjoint sub-functions. also compares three methods to decompose function: The first one standard functional decomposition; the second combined with Shannon expansion; and third OR-partitioning. experimental results using many benchmark functions show that OR-partitioning requires smaller amount memory than expansion when LUTs are used realize functions.
lsi-cad.com 
researchgate.net 参考文章(22)
T. Sasao, Munehiro Matsuura, Yukihiro Iguchi, A cascade realization of multiple-output function for reconfigurable hardware International Workshop on Logic and Synthesis (IWLS01), Lake Tahoe, CA, June 12-15, 2001. pp. 225- 230 ,(2001)
Y. Matsunaga, An Exact and Efficient Algorithms for Disjunctive Decomposition Workshop on Synthesis And System Integration of Mixed Technologies (SASIMI'98). pp. 44- 50 ,(1998)
Tsutomu Sasao, Switching Theory for Logic Synthesis ,(1999)
Representations of Discrete Functions Springer Publishing Company, Incorporated. ,(2012) , 10.1007/978-1-4613-1385-4
Robert K. Brayton, Alberto Sangiovanni-Vincentelli, Rajeev Murgai, Logic Synthesis for Field-Programmable Gate Arrays ,(1995)
Soha Hassoun, Tsutomu Sasao, None, Logic Synthesis and Verification ,(2013)
Tsutomu Sasao, FPGA Design by Generalized Functional Decomposition Springer, Boston, MA. pp. 233- 258 ,(1993) , 10.1007/978-1-4615-3154-8_11
Saburo Muroga, Logic design and switching theory ,(1979)
T. Sasao, Totally undecomposable functions: applications to efficient multiple-valued decompositions international symposium on multiple valued logic. pp. 59- 65 ,(1999) , 10.1109/ISMVL.1999.779696
Shin-ichi Minato, Giovanni De Micheli, Finding all simple disjunctive decompositions using irredundant sum-of-products forms international conference on computer aided design. pp. 111- 117 ,(1998) , 10.1145/288548.288586