Crossbar-Multi-Processor Architecture

作者: Vason P. Srini

DOI: 10.1007/978-1-4613-1537-7_12

关键词:

摘要: The crossbar-multi-processor (CMP) architecture is an interconnection of multis using a hierarchy crossbars. It intended to be the base architectural framework that can used experiment with different processors, various directory protocols for communication among and memory keep caches coherent, parallel programming paradigms. Each multi in provides low latency between small (<8) number processors. Communication supported by To support large hierarchical connection crossbars employed. CMP combines advantages snooping cache schemes scalable multiprocessor consistent. shared distributed system. reduce global traffic each also has associative store contains locked data items processor.

参考文章(30)
S.J. Frank, Tightly coupled multiprocessor system speeds memory-access times Electronics; (United States). ,vol. 1, ,(1984)
Steven J. Wallach, The Convex C-1 64-bit Supercomputer. COMPCON. pp. 122- 126 ,(1985)
M. Satyanarayanan, Multiprocessors : a comparative study Prentice-Hall. ,(1980)
Barry Steven Fagin, None, A parallel execution model for prolog University of California, Berkeley. ,(1987)
Censier, Feautrier, A New Solution to Coherence Problems in Multicache Systems IEEE Transactions on Computers. ,vol. 27, pp. 1112- 1118 ,(1978) , 10.1109/TC.1978.1675013
A. Goto, A. Matsumoto, E. Tick, Design And Performance Of A Coherent Cache For Parallel Logic Programming Architectures international symposium on computer architecture. ,vol. 17, pp. 25- 33 ,(1989) , 10.1145/74925.74929
Wann, Franklin, Asynchronous and Clocked Control Structures for VSLI Based Interconnection Networks IEEE Transactions on Computers. ,vol. 32, pp. 284- 293 ,(1983) , 10.1109/TC.1983.1676220
Seitz, Concurrent VLSI Architectures IEEE Transactions on Computers. ,vol. 33, pp. 1247- 1265 ,(1984) , 10.1109/TC.1984.1676396
Srini, A Fault-Tolerant Dataflow System IEEE Computer. ,vol. 18, pp. 54- 68 ,(1985) , 10.1109/MC.1985.1662830
R. H. Katz, S. J. Eggers, D. A. Wood, C. L. Perkins, R. G. Sheldon, Implementing a cache consistency protocol ACM SIGARCH Computer Architecture News. ,vol. 13, pp. 276- 283 ,(1985) , 10.1145/327070.327237