Non-volatile semiconductor storage device performing ROM read operation upon power-on

摘要: A power-on reset circuit has a level detecting which detects power voltage to output signal and delay delays the by circuit. Two chip address specifying pads are connected Delay time in is controlled according supplied these two pads.