Dependable Network-on-Chip Router Able to Simultaneously Tolerate Soft Errors and Crosstalk

作者: Arthur Frantz , Fernanda Kastensmidt , Luigi Carro , Erika Cota

DOI: 10.1109/TEST.2006.297635

关键词:

摘要: As the technology scales down into deep sub-micron domain, more IP cores are integrated in same die and new communication architectures used to meet performance power constraints. However, technologic advance makes devices interconnects sensitive types of malfunctions failures, such as crosstalk transient faults. This paper proposes fault tolerant techniques protect NoC routers against occurrence soft errors at time, with minimum area overhead. Experimental results show that a cost-effective protection alternative can be achieved by combination error correction codes time redundancy techniques.

参考文章(20)
Fernanda Lima Kastensmidt, Ricardo Reis, Luigi Carro, Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing) Springer-Verlag New York, Inc.. ,(2006)
Andrea Acquaviva, Alessandro Bogliolo, None, A Bottom-Up Approach to On-Chip Signal Integrity power and timing modeling optimization and simulation. pp. 540- 549 ,(2003) , 10.1007/978-3-540-39762-5_60
Jose Duato, Sudhakar Yalamanchili, Ni Lionel, Interconnection Networks: An Engineering Approach Interconnection Networks: An Engineering Approach (second edition). ,(1997)
Rutuparna Ramesh Tamhankar, Srinivasan Murali, Giovanni De Micheli, Performance driven reliable link design for networks on chips asia and south pacific design automation conference. ,vol. 2, pp. 749- 754 ,(2005) , 10.1145/1120725.1121009
A.K. Nieuwland, A. Katoch, D. Rossi, C. Metra, Coding techniques for low switching noise in fault tolerant busses international on line testing symposium. pp. 183- 189 ,(2005) , 10.1109/IOLTS.2005.19
R. Marculescu, Networks-on-chip: the quest for on-chip fault-tolerant communication ieee computer society annual symposium on vlsi. pp. 8- 12 ,(2003) , 10.1109/ISVLSI.2003.1183347
M. Lajolo, Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses IEEE Transactions on Very Large Scale Integration Systems. ,vol. 9, pp. 974- 982 ,(2001) , 10.1109/92.974911
William J. Dally, Brian Towles, Route packets, net wires Proceedings of the 38th conference on Design automation - DAC '01. pp. 684- 689 ,(2001) , 10.1145/378239.379048
S. Murali, T. Theocharides, N. Vijaykrishnan, M.J. Irwin, L. Benini, G. De Micheli, Analysis of error recovery schemes for networks on chips IEEE Design & Test of Computers. ,vol. 22, pp. 434- 442 ,(2005) , 10.1109/MDT.2005.104