System on chip having test circuit

作者: Jung-Yul Pyo

DOI:

关键词:

摘要: A system on chip processor, that is, a semiconductor integrated circuit in which cache memory and the like are into one chip, includes test controller, trace memory. The controller generates control signals response to flag generated from processor. stores transmission data signal between processor memory, device under test, signals. Since is provided within circuit, an operation of configured can be tested without disassembling even after completely manufactured.

参考文章(8)
Christopher M. Songer, Srikanth Nuggehalli, John Newlin, David Glen Jacobowitz, Simultaneous real-time trace and debug for multiple processing core systems on a chip ,(2002)
Adam Malamy, Norman M. Hayes, Rajiv N. Patel, Method and apparatus for testing cache RAM residing on a microprocessor ,(1996)
Stephen James Wright, David Alan Edwards, Data shift register ,(1999)
Tatsuo Yano, Takahashi Miyamori, Microprocessor and debug system ,(1995)
Lawrence Henry Hudepohl, Franz Treue, Scott Michael McCoy, Radhika Thekkath, Distributed tap controller ,(2001)
David Vivian Jaggar, William Adam Hohl, Debug mechanism for data processing systems ,(1999)
John Edmondson, Scott Taylor, Method for testing an on-chip cache for repair ,(1995)