System Optimization Based on Performance Indicator Models

作者: Detlev Richter

DOI: 10.1007/978-94-007-6082-0_7

关键词:

摘要: The industry is adapting multi-core microprocessor hardware in various application areas. available additional calculation power accelerates the change from into software based solutions.

参考文章(12)
Satoshi Inoue, Yoshinao Suzuki, Yasuhiko Honda, Yosuke Kato, Shingo Zaitsu, Hardwell Chibvongodze, Mitsuyuki Watanabe, Hong Ding, Naoki Ookuma, Ryuji Yamashita, Kazushige Kanda, Noboru Shibata, Toshiki Hisada, Katsuaki Isobe, Manabu Sato, Yui Shimizu, Takahiro Shimizu, Takahiro Sugimoto, Tomohiro Kobayashi, Naoaki Kanagawa, Yasuyuki Kajitani, Takeshi Ogawa, Kiyoaki Iwasa, Masatsugu Kojima, Toshihiro Suzuki, Yuya Suzuki, Shintaro Sakai, Tomofumi Fujimura, Yuko Utsunomiya, Toshifumi Hashimoto, Naoki Kobayashi, Yuuki Matsumoto, A 19 nm 112.8 mm $^{2}$ 64 Gb Multi-Level Flash Memory With 400 Mbit/sec/pin 1.8 V Toggle Mode Interface international solid-state circuits conference. ,vol. 48, pp. 159- 167 ,(2012) , 10.1109/JSSC.2012.2215094
C. Friederich, M. Specht, T. Lutz, F. Hofmann, L. Dreeskornfeld, W. Weber, J. Kretz, T. Melde, W. Rosner, E. Landgraf, J. Hartwich, M. Stadele, L. Risch, D. Richter, Multi-level p+ tri-gate SONOS NAND string arrays international electron devices meeting. pp. 1- 4 ,(2006) , 10.1109/IEDM.2006.346946
Y. Yanagihara, K. Miyaji, K. Takeuchi, Control Gate Length, Spacing and Stacked Layer Number Design for 3D-Stackable NAND Flash Memory international memory workshop. pp. 1- 4 ,(2012) , 10.1109/IMW.2012.6213656
H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, A. Nitayama, Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory symposium on vlsi technology. pp. 14- 15 ,(2007) , 10.1109/VLSIT.2007.4339708
N. Shibata, H. Maejima, K. Isobe, K. Iwasa, M. Nakagawa, M. Fujiu, T. Shimizu, M. Honma, S. Hoshi, T. Kawaai, K. Kanebako, S. Yoshikawa, H. Tabata, A. Inoue, T. Takahashi, T. Shano, Y. Komatsu, K. Nagaba, M. Kosakai, N. Motohashi, K. Kanazawa, K. Imamiya, H. Nakai, M. Lasser, M. Murin, A. Meir, A. Eyal, M. Shlick, A 70 nm 16 Gb 16-Level-Cell NAND flash Memory IEEE Journal of Solid-state Circuits. ,vol. 43, pp. 929- 937 ,(2008) , 10.1109/JSSC.2008.917559
Chulbum Kim, Jinho Ryu, Taesung Lee, Hyunggon Kim, Jaewoo Lim, Jaeyong Jeong, Seonghwan Seo, Hongsoo Jeon, Bokeun Kim, Inyoul Lee, Dooseop Lee, Pansuk Kwak, Seongsoon Cho, Yongsik Yim, Changhyun Cho, Woopyo Jeong, Kwangil Park, Jin-Man Han, Duheon Song, Kyehyun Kyung, Young-Ho Lim, Young-Hyun Jun, None, A 21 nm High Performance 64 Gb MLC NAND Flash Memory With 400 MB/s Asynchronous Toggle DDR Interface IEEE Journal of Solid-state Circuits. ,vol. 47, pp. 981- 989 ,(2012) , 10.1109/JSSC.2012.2185341
A. Shappir, E. Lusky, G. Cohen, B. Eitan, NROM Window Sensing for 2 and 4-bits per cell Products 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop. pp. 68- 69 ,(2006) , 10.1109/.2006.1629498
C. Trinh, N. Shibata, T. Nakano, M. Ogawa, J. Sato, Y. Takeyama, K. Isobe, B. Le, F. Moogat, N. Mokhlesi, K. Kozakai, P. Hong, T. Kamei, K. Iwasa, J. Nakai, T. Shimizu, M. Honma, S. Sakai, T. Kawaai, S. Hoshi, J. Yuh, C. Hsu, T. Tseng, J. Li, J. Hu, M. Liu, S. Khalid, J. Chen, M. Watanabe, H. Lin, J. Yang, K. McKay, K. Nguyen, T. Pham, Y. Matsuda, K. Nakamura, K. Kanebako, S. Yoshikawa, W. Igarashi, A. Inoue, T. Takahashi, Y. Komatsu, C. Suzuki, K. Kanazawa, M. Higashitani, S. Lee, T. Murai, K. Nguyen, J. Lan, S. Huynh, M. Murin, M. Shlick, M. Lasser, R. Cernea, M. Mofidi, K. Schuegraf, K. Quader, A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS international solid-state circuits conference. pp. 246- 247 ,(2009) , 10.1109/ISSCC.2009.4977400
Akihiro Nitayama, Hideaki Aochi, Bit Cost Scalable (BiCS) flash technology for future ultra high density storage devices symposium on vlsi technology. pp. 130- 131 ,(2010) , 10.1109/VTSA.2010.5488917
M. Ishiduki, J. Matsunami, A. Nitayama, R. Katsumata, H. Aochi, Y. Komori, T. Fujiwara, M. Kido, Y. Fukuzumi, H. Tanaka, R. Kirisawa, Y. Iwata, Y. Nagata, M. Kito, Li Zhang, Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices symposium on vlsi technology. pp. 136- 137 ,(2006)