Data-Centric Computing Frontiers: A Survey On Processing-In-Memory

作者: Patrick Siegl , Rainer Buchty , Mladen Berekovic

DOI: 10.1145/2989081.2989087

关键词:

摘要: A major shift from compute-centric to data-centric computing systems can be perceived, as novel big data workloads like cognitive and machine learning strongly enforce embarrassingly parallel highly efficient processor architectures. With Moore's law having surrendered, innovative architectural concepts well technologies are urgently required, enable a path for tackling exascale beyond -- even though current face the inevitable instruction-level parallelism, power, memory, bandwidth walls. As part of any system, general perception memories depicts unreliability, power hungriness slowness, resulting in future prospective bottleneck. The latter being an outcome pin limitation derived by packaging constraints, unexploited tremendous row is determinable, which off-chip diminishes bare minimum. Building upon towards systems, near-memory processing concept seems most promising, since efficiency performance increase co-locating tasks on bandwidth-rich in-memory units, whereas motion mitigates avoidance entire memory hierarchies. By considering umbrella near-data urgent required breakthrough this survey presents its derivations with special emphasis Processing-In-Memory (PIM), highlighting historical achievements technology architecture while depicting advantages obstacles.

参考文章(94)
Günter Knittel, Anders Kugler, Joachim W. Binder, Andreas G. Schilling, High Performance Texture Mapping Architectures ,(1996)
Marko Scrbak, Mahzabeen Islam, Krishna M. Kavi, Mike Ignatowski, Nuwan Jayasena, Processing-in-Memory: Exploring the Design Space automation, robotics and control systems. pp. 43- 54 ,(2015) , 10.1007/978-3-319-16086-3_4
Paul F. Baumeister, Hans Boettiger, José R. Brunheroto, Thorsten Hater, Thilo Maurer, Andrea Nobile, Dirk Pleiter, Accelerating LBM and LQCD Application Kernels by In-Memory Processing ieee international conference on high performance computing, data, and analytics. pp. 96- 112 ,(2015) , 10.1007/978-3-319-20119-1_8
John L. Hennessy, David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach Computer Architecture, Fifth Edition: A Quantitative Approach 5th. pp. 880- 880 ,(2011)
D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, K. Yelick, Intelligent RAM (IRAM): chips that remember and compute international solid-state circuits conference. pp. 224- 225 ,(1997) , 10.1109/ISSCC.1997.585348
David F. Rogers, Rae A. Earnshaw, State of the Art in Computer Graphics: Visualization and Modeling Springer-Verlag. ,(2012)
T. Shimizu, J. Korematu, M. Satou, H. Kondo, S. Iwata, K. Sawai, N. Okumura, K. Ishimi, Y. Nakamoto, M. Kumanoya, K. Dosaka, A. Yamazaki, Y. Ajioka, H. Tsubota, Y. Nunomura, T. Urabe, J. Hinata, K. Saitoh, A multimedia 32 b RISC microprocessor with 16 Mb DRAM international solid-state circuits conference. pp. 216- 217 ,(1996) , 10.1109/ISSCC.1996.488577
H. Nobusawa, K. Koyama, Y. Aimoto, T. Kimura, Y. Yabe, H. Heiuchi, Y. Nakazawa, M. Motomura, T. Koga, Y. Fujita, M. Hamada, T. Tanigawa, A 7.68 GIPS 3.84 GB/s 1W parallel image processing RAM integrating a 16 Mb DRAM and 128 processors international solid-state circuits conference. pp. 372- 373 ,(1996) , 10.1109/ISSCC.1996.488722
Amin Farmahini-Farahani, Jung Ho Ahn, Katherine Morrow, Nam Sung Kim, DRAMA: An Architecture for Accelerated Processing Near Memory IEEE Computer Architecture Letters. ,vol. 14, pp. 26- 29 ,(2015) , 10.1109/LCA.2014.2333735
W. J. Starke, J. Stuecheli, D. M. Daly, J. S. Dodson, F. Auernhammer, P. M. Sagmeister, G. L. Guthrie, C. F. Marino, M. Siegel, B. Blaner, The cache and memory subsystems of the IBM POWER8 processor Ibm Journal of Research and Development. ,vol. 59, ,(2015) , 10.1147/JRD.2014.2376131