An Initial Characterization of the Emu Chick

作者: Jason Riedy , Eric Hein , Tom Conte , Jeffrey Young , Srinivas Eswar

DOI: 10.1109/IPDPSW.2018.00097

关键词:

摘要: The Emu Chick is a prototype system designed around the concept of migratory memory-side processing. Rather than transferring large amounts data across power-hungry, high-latency interconnects, moves lightweight thread contexts to near-memory cores before beginning each memory read. current hardware uses FPGAs implement cache-less "Gossamer" for doing computational work and stationary core run basic operating functions migrate threads between nodes. In this initial characterization Chick, we study bandwidth characteristics through benchmarks like STREAM, pointer chasing, sparse matrix vector multiply. We compare architectural simulation Intel Xeon-based platforms. While it difficult accurately with existing systems, our evaluation demonstrates that available more efficiently traditional, cache-based architecture. Moreover, provides stable, predictable performance 80% utilization on random-access chasing benchmark weak locality.

参考文章(17)
Frank McSherry, Michael Isard, Derek G. Murray, Scalability! but at what cost? workshop on hot topics in operating systems. pp. 14- 14 ,(2015)
Charles E. Leiserson, Programming Irregular Parallel Applications in Cilk Lecture Notes in Computer Science. pp. 61- 71 ,(1997) , 10.1007/3-540-63138-0_6
Kathirgamar Aingaran, Sumti Jairath, Georgios Konstadinidis, Serena Leung, Paul Loewenstein, Curtis McAllister, Stephen Phillips, Zoran Radovic, Ram Sivaramakrishnan, David Smentek, Thomas Wicki, M7: Oracle's Next-Generation Sparc Processor IEEE Micro. ,vol. 35, pp. 36- 45 ,(2015) , 10.1109/MM.2015.35
Bilge Acun, Abhishek Gupta, Nikhil Jain, Akhil Langer, Harshitha Menon, Eric Mikida, Xiang Ni, Michael Robson, Yanhua Sun, Ehsan Totoni, Lukasz Wesolowski, Laxmikant Kale, Parallel programming with migratable objects: charm++ in practice ieee international conference on high performance computing data and analytics. pp. 647- 658 ,(2014) , 10.1109/SC.2014.58
Amin Farmahini-Farahani, Jung Ho Ahn, Katherine Morrow, Nam Sung Kim, NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules high-performance computer architecture. pp. 283- 295 ,(2015) , 10.1109/HPCA.2015.7056040
Piotr R Luszczek, David H Bailey, Jack J Dongarra, Jeremy Kepner, Robert F Lucas, Rolf Rabenseifner, Daisuke Takahashi, The HPC Challenge (HPCC) benchmark suite conference on high performance computing (supercomputing). pp. 213- 213 ,(2006) , 10.1145/1188455.1188677
D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, K. Yelick, A case for intelligent RAM IEEE Micro. ,vol. 17, pp. 34- 44 ,(1997) , 10.1109/40.592312
David Mizell, Kristyn Maschhoff, Early experiences with large-scale Cray XMT systems international parallel and distributed processing symposium. pp. 1- 9 ,(2009) , 10.1109/IPDPS.2009.5161108
Scott Shenker, Ali Ghodsi, Ganesh Ananthanarayanan, Ion Stoica, Disk-locality in datacenter computing considered irrelevant workshop on hot topics in operating systems. pp. 12- 12 ,(2011)
Patrick Siegl, Rainer Buchty, Mladen Berekovic, Data-Centric Computing Frontiers: A Survey On Processing-In-Memory Proceedings of the Second International Symposium on Memory Systems. pp. 295- 308 ,(2016) , 10.1145/2989081.2989087