Semiconductor device having engineering change order (ECO) cells
作者： Chiang Ting-Wei , Tien Li-Chun , Chiu Mao-Wei , Zhuang Hui-Zhong , Lu Chi-Yu
DOI:
关键词:
摘要: A semiconductor device including: standard functional cells located in a logic area; spare arranged region of the and metallization layer including segments, some segments being included corresponding ones cells, representing strap lines; wherein first pitch is based on second lines.
lens.org 参考文章(57)
Paul J. Smith, Richard L. Solomon, Spare cells placement methodology ,(2000)
James Cicalo, Peter Hallschmid, A. K. M. Kamruzzaman Mollah, Architecture of spare wiring structures for improved engineering change orders ,(2014)
Liang-Yao Lee, Juing-Yi Wu, Tsung-Chieh Tsai, Chun-yi Lee, Different scaling ratio in feol / mol/ beol ,(2013)
Chien Chi Linus Tien, Yen-Huei Chen, Jung-Hsuan Chen, Kao-Cheng Lin, Sense amplifier layout for FinFET technology ,(2013)
Li-Chun Tien, Shyue-Shyh Lin, Ta-Pen Guo, Mei-Hui Huang, Systems and methods of designing integrated circuits ,(2011)
Shih Hsin Chen, Kai-Ming Liu, Methods for layout verification for polysilicon cell edge structures in FinFET standard cells ,(2013)
Hua-yu Liu, Cell library that can automatically avoid forbidden pitches ,(2003)
Jia-Rong Hsu, Li-Sheng Ke, Hung-Lung Lin, Wen-Ju Yang, Stretch Dummy Cell Insertion in FinFET Process ,(2014)
Min-Hwa Chi, Chih-Hsiang Yao, Tai-Chun Huang, Conductor layout technique to reduce stress-induced void formations ,(2006)
Kam-Tou Sio, Helen Shu-Hui Chang, Shang-Chih Hsieh, Chih-Liang Chen, Jiann-Tyng Tzeng, Yi-Feng Chen, Integrated circuit layout having mixed track standard cell ,(2012)